

### COMPUTER ARCHITECTURE LAB2

FCIS Ainshams University Spring2021

# AGENDA

- N-bit Adder/Subtractor
- Generic Building Blocks of MIPS:
  - Sign extender
  - 32-bit ALU (Hands-on 1)

# SIGN EXTENDER

**Sign extension** is the operation, in computer arithmetic, of increasing the number of bits of a binary number while preserving the number's sign (positive/negative) and value.

In (4)	<b>Out(8)</b>
1010	11111010
0101	00000101

Out = "0000" & IN = X"0" & IN Out = "1111" & IN = X"f" & IN

# SIGN EXTENDER

Library IEEE; USE IEEE.STD\_LOGIC\_1164.ALL; ENTITY signext IS — sign extender PORT (a : IN STD\_LOGIC\_VECTOR(15 DOWNTO 0); y : OUT STD\_LOGIC\_VECTOR(31 DOWNTO 0) ); END; ARCHITECTURE beave OF signext IS BEGIN

```
y <= X"ffff" & a WHEN a(15) = '1' ELSE
X"0000" & a;
```

END beave;

# 4-BIT PARALLEL ADDER (1)



# 4-BIT PARALLEL ADDER (2)

use IEEE.STD\_LOGIC\_UNSIGNED.ALL ;

ENTITY adder IS

PORT ( A: IN STD\_LOGIC\_VECTOR (3 DOWNTO 0); B: IN STD\_LOGIC\_VECTOR (3 DOWNTO 0); S: OUT STD\_LOGIC\_VECTOR (3 DOWNTO 0); Carry : OUT STD\_LOGIC); END adder;

-- Q2) but what about carry??

ARCHITECTURE Behavioral OF adder IS BEGIN

 $S \leq A + B;$ 

**END**Behavioral;

Q1) Is the synthesizer inferred an 4-bit adder?

## 4-BIT PARALLEL ADDER (3)

• ADDER RTL



Part of Synthesizer report



### 4-BIT PARALLEL ADDER (4) -CARRY

(3 DOWNTO

(3 DOWNTO

(3 DOWNTO

(0);

0);

0);

#### ENTITY adder IS PORT (

- A: INSTD\_LOGIC\_VECTORB: INSTD\_LOGIC\_VECTORS: OUTSTD\_LOGIC\_VECTOR
- Cin: IN STD\_LOGIC;
- Carry : OUT STD\_LOGIC);

END adder;

ARCHITECTURE Behavioral OF adder IS

SIGNAL Tmp: STD\_LOGIC\_VECTOR (4 DOWNTO 0); BEGIN

```
Tmp <= ('0' \& A) + ('0' \& B) + Cin;
```

```
S <= Tmp(3 DOWNTO 0);
```

```
Carry <= Tmp(4);
```

**END** Behavioral;

### 4-BIT PARALLEL ADDER (4) -CARRY

ENTITY adder IS PORT ( A: IN STD LOGIC B: IN STD LOGIC S: OUT STD\_LOGIC Cin: IN STD\_LOGIC; Carry : OUT STD\_LOGIC END adder; **ARCHITECTURE** Behaviora SIGNAL Tmp: STD\_LOG **BEGIN**  $Tmp \le ('0' \& A) + ('0' \& A)$ S <= Tmp(3 DOWNTO Carry  $\leq Tmp(4)$ ; **END** Behavioral;

Q3) What if we want to implement parallel subtractor? Tmp <= ('0' & A) + ('0' & B')+1;

Q4) What if we want to implement parallel adder/ subtractor? Tmp <= ('0' & A) + ('0' & BB)+Cin;

 Cin is 0 when add, 1 when sub
 BB = B when Cin=0 B' when Cin =1

# N-BIT ALU

- •An Arithmetic/Logical Unit (ALU) combines a variety of mathematical and logical operations.
- •ALU might perform addition, subtraction, magnitude comparison, AND, and OR operations.
- •The ALU forms the heart of most computer systems.

N-BIT ALU

- The ALU receives a control signal F that specifies which function to perform.
- A and B is input Signal.
- Y is output signal



<i>F</i> <sub>2;0</sub>	Function
000	A AND B
001	A OR B
010	A + B
011	not used
100	A AND $\overline{B}$
101	A OR B
110	A – B
111	SLT

# N-BIT ALU IMPLEMENTATION

N-bit ALU



## HANDS-ON 1: 32-BIT ALU



# HANDS-ON 1: 32-BIT ALU

```
entity alu32 is
port(A, B: in STD_LOGIC_VECTOR(31 downto 0);
F: in STD_LOGIC_VECTOR(2 downto 0);
Y: out STD_LOGIC_VECTOR(31 downto 0));
end;
architecture synth of alu32 is
signal S, BB: STD_LOGIC_VECTOR(31 downto 0);
begin
BB \le (not B) when (F(2) = '1') else B;
S \le A + Bout + F(2);
Y <= A and Bout when F(1 downto 0) ="00" ELSE
   A or Bout when F(1 downto 0) ="01" ELSE
    S when F(1 \text{ downto } 0) = "10" \text{ ELSE}
   ELSE X"00000000";
```

End synth;

## HANDS-ON 1: 32-BIT ALU

ALU RTL



### Thanks