## COMPUTER ARCHITECTURE LAB1 SYNTHESIZED VHDL CODING

FCIS Ainshams University Spring2021

## AGENDA

-Need to reprogrammable hardware (FPGA)
-Introduction to VHDL
-Code Structure
-Hands-on 1: AND gate +Simulator Environment
-Data types
-Generic building blocks of MIPS:
-Hands-on 2: sl2
-Hands-on3: generic $2 \times 1$ MUX

## NEED TO PROGRAMMABLE HARDWARE

To Design a hardware solution
"Define the problem

- Design the Logic circuit
"Implement the design
"Evaluate and test the hardware circuit
"What you will do to change this hardware solution
- This is the ASIC (application-specific integrated_ circuit)

Ex: after we launch a satellite to its orbit, we need to change some of its logic ???!

## FPGA

Field Programmable Gate Arrays (FPGA) is an integrated circuit that is capable of being reprogrammed after its manufacture using HDL
 Interconnect

Configurable
FPGA architecture


I/O Blocks (IOBs)

## INTRODUCTION TO VHDL (1)

-VHDL stands for VHSIC HDL.

- VHSIC: Very High-Speed Integrated Circuits
- HDL: Hardware Description Language
- It describes the behavior of an electronic circuit or system.
- It can be translated into a hardware circuit
- It can be tested on software simulation before hardware implementation
-VHDL is a standard, technology/vendor independent language, and is therefore portable and reusable.


## INTRODUCTION TO VHDL (2)

Circuit Design Flow:

- VHDL Code \& simulation
"Synthesized to Netlist file
- Map, Place and route
- Generated Bit-stream
- Download and test



## CODE STRUCTURE

VHDL Code is divided into 3 parts:
"Library declaration: like using statement in C\#
"Entity: specifies I/O pins of the circuit
" Architecture: describes the behavior or function of the circuit


## CODE STRUCTURE: LIBRARY(1)

LIBRARY declarations:
"Contains a list of all libraries to be used in the design.
" Most common libraries are ieee, std, work
" A library contains packages,
" and a package contains parts
"(data types \& subprograms)


## CODE STRUCTURE: LIBRARY (2)

To use a library,
LIBRARY library_name;
USE library_name.package_name. package_parts;
For example:

```
LIBRARY ie@e: -- A semi-colon i;! indicetes
USE ieee.std_logic_1164.all; -- the End of a statement ar
LIBRARY std; -- declaration, while a clouble
USE std.standard.all; -- dash i-- indicates a comment.
LIBRARY work;
USE work.all;
```


## CODE STRUCTURE: ENTITY (1)

Entity is the most basic building block in a design. It is a list (with specifications) of all input and output pins (ports) of the circuit.
entity <entity_name> is
port (
<port_name> : <mode> <type>;
<other ports>...);
end <entity_name>;
" port_name: any name, except VHDL reserved words

- signal_mode: IN, OUT, or INOUT.
" signal_type: BIT, STD_LOGIC, INTEGER,...


## CODE STRUCTURE: ENTITY (2)

For example, let us consider the AND gate entity, its entity can be described as:
entity and_gate IS
port ( a : in STD_LOGIC; b : in STD_LOGIC;

x : out STD_LOGIC);
$\mathrm{x}<=\mathrm{a}$ AND b ;
end and_gate;

## CODE STRUCTURE: ARCHITECTURE

Architecture contains the VHDL code, which describes the behavior of the entity.

ARCHITECTURE archi_name OF entity_name IS
[declarations]
BEGIN
(code)
END archi_name;

## CODE STRUCTURE: ARCHITECTURE

For example, the architecture of AND gate should be:

ARCHITECTURE myarch OF and_gate IS
BEGIN

$$
\mathbf{x} \Leftrightarrow \mathrm{a} \text { AND } \mathrm{b} \text {; }
$$

END myarch;

## CODE NOTES

$\cdot$ VHDL is case insensitive.
${ }^{\bullet}$ Its statements are inherently concurrent (parallel).

- Only statements placed inside a PROCESS, FUNCTION, or PROCEDURE are executed sequentially.
$\cdot$ VHDL is a hardware description language, so our main goal is the RTL not reducing number of code lines.


## HANDS-ON1: and gate circuit

Implement and test the AND gate circuit.

## XILINX GETTING STARTED (1)

We will use Xilinx ISE 12 to write and simulate VHDL code ISEProject Navigator
File Edit View Project Source Process Tools Window Heb


Console


## XILINX GETTING STARTED (2)

## Create a New Project from File > New Project



## XILINX GETTING STARTED (3)

## Specify the Language to be "VHDL"



## XILINX GETTING STARTED (4)

Choose New Source > VHDL Module and choose a name


## XILINX GETTING STARTED (5)

Use entity wizard to create your entity


## XILINX GETTING STARTED (6)

Then click next buttons for subsequent dialogs till wizard is finished


## XILINX GETTING STARTED (7)

## Double click on source file on left panel and complete the architecture code



## XILINX GETTING STARTED (8)

After editing, click save button
Then, in processes panel, double click "Synthesize - XST" item to synthesize your code



## XILINX GETTING STARTED (9)

After synthesizing, click view RTL Schematic button


## SIMULATION GETTING STARTED(1)

- To simulate your VHDL code, you need to add a simulation module
- To do so, in Sources panel, select "Behavioral Simulation"
- Right click the module you want to test and click on New Source



## SIMULATION GETTING STARTED(2)

A wizard will pop-up, select "VHDL Test Bench" and write a file name. Then, click Next till the end of the wizard

Select Source Type
Select source type, file name and its location.


## SIMULATION GETTING STARTED（3）

Delete the parts of the code that have＂clock＂ because our circuit is a simple combinational circuit．

```
    -- No clocks detected in port list. Replace <clock>
    -- appropriate port name
    | constant <clock>_period := 1ns;
    | <clock>process :process |
    begin
        <clock> <= '0'; |
        wait for <clock>_period/2;
        <clock> <= '1';
        wait for <clock>_period/2; |
    end process; - _ - _ - 」
    -- Stimulus process
    stim_proc: process
    begin
            -- hold reset state for 100ms.
            wait for 100ms;
    | wait for <clock>_period*10;
            -- insert stimulus here
```


## SIMULATION GETTING STARTED(4)

## Insert your Test code in the highlighted part

```
54 signal c : std_logic;
BEGIN
-- Instantiate the Unit Under Test (UUT)
uut: testmodule PORT MAP (
            a => a,
            b mb,
            c mc
        );
-- Stimulus process
stim_proc: process
begin
r -- hold reset state for 100ms.
wait for 100ms;
| -- insert stimulus here
wait;
end process;
END;
```


## TEST CODE

stim_proc: process begin
-- hold reset state for 100 ms .
wait for 0ns;
a <= '1';
b <= '0';
wait for 100 ns ;
a <= '1';
b <= '1';
wait for 100ns;
wait;
end process;

## RUN SIMULATION

1. Highlight the "behavior" link first


Console


## EXERCISE: combinational circuit

Modify the AND gate to be the following logical expression
a AND ((a AND b) OR (NOT(c)))


Solution:
$\mathrm{d}<=\mathrm{a}$ AND ((a AND b) OR (NOT(c)))

## DATA TYPES

We can define SIGNAL within the architecture to store intermediate values

Examples for data types:
"BIT (and BIT_VECTOR): 2-level logic ('0’, ‘1’).
"STD_LOGIC (STD_LOGIC_VECTOR): 8-valued logic system
"BOOLEAN: True, False.
"NATURAL: Non-negative integers

You can also use these data types to define PORT in ENTITY definition

## DATA TYPES

BIT (and BIT_VECTOR): 2-level logic (' 0 ', ' 1 ').
Examples:
SIGNAL x: BIT;
SIGNAL y: BIT_VECTOR (3 DOWNTO 0);
$--y$ is a 4 -bit vector, leftmost bit being the MSB.

| MSB | 3 | 2 | 1 | 0 | LSB |
| :--- | :--- | :--- | :--- | :--- | :--- |

SIGNAL w: BIT_VECTOR (0 TO 3);

--w is a 4-bit vector, rightmost bit being the MSB. | LSB | 0 | 1 | 2 | 3 | MSB |
| :--- | :--- | :--- | :--- | :--- | :--- |

## DATA TYPES

STD_LOGIC (STD_LOGIC_VECTOR): 8-valued
' X ' Forcing Unknown (synthesizable unknown)
'0' Forcing Low
'1' Forcing High
(synthesizable logic ' 1 ')
'Z' High impedance
(synthesizable logic '0')
'W' Weak unknown
'L' Weak low
'H' Weak high
'-' Don't care

## HANDS-ON2: shifter circuit

A shifter is a combinational circuit with one or more inputs and an equal number of outputs. The outputs are shifted with respect to the inputs.
Ex.: Left shifter circuit:

| To multiply by powers of 2 |  |
| :---: | :---: |
| In (8) | Out (8) |
| 00000001 | 00000010 |
| 00000010 | 00000100 |
| 01010101 | 10101010 |

Out $=\mathrm{IN}(6-0) \& " 0 "$

## HANDS-ON2: shifter circuit



PORT(a: IN STD_LOGIC_VECTOR(31 downto 0);
y: OUT STD_LOGIC_VECTOR(31 downto 0);
END sl2;
ARCHITECTURE myarch OF sl2 IS
BEGIN
y <= a(29 downto 0) \& "00";
END myarch;

## WHEN STATEMENT

WHEN/ELSE statement allows selecting the signal value according to specific conditions

For example,
ARCHITECTURE myarch OF myentity IS
BEGIN

$$
\begin{array}{ll}
\mathrm{y}<= & \mathrm{a} \text { WHEN sel="00" ELSE } \\
& \mathrm{b} \text { WHEN sel="01" ELSE } \\
& \text { c WHEN sel="10" ELSE } \\
\text { d; }
\end{array}
$$

END myarch;

## MULTIPLEXER ( $2^{\mathrm{n}} \times 1$ )

- Select one of the input $2^{n}$ to be produced at the output line
- Selection is done according to the selection lines (n lines)
- Each input line might be ( single line ) or (multiple lines = bus )


| S1 | S0 | O |
| :--- | :--- | :--- |
| 0 | 0 | I0 |
| 0 | 1 | I 1 |
| 1 | 0 | I 2 |
| 1 | 1 | I 3 |

## MULTIPLEXER ( 4 X 1) (1)

Multiplexer Implementation
"Structural:

$$
\mathrm{O}=\mathrm{I}_{0} \mathrm{~S}_{1} \mathrm{~S}_{0}{ }^{\prime}+\mathrm{I}_{1} \mathrm{~S}_{1}{ }^{\prime} \mathrm{S}_{0}+\mathrm{I}_{2} \mathrm{~S}_{1} \mathrm{~S}_{0}{ }^{\prime}+\mathrm{I}_{3} \mathrm{~S}_{1} \mathrm{~S}_{0}
$$

"Behavioral:

$$
\begin{aligned}
& \mathrm{O}<=\mathrm{I}_{0} \text { when } \mathrm{S}_{1} \mathrm{~S}_{0}=" 00 " \text { else } \\
& \mathrm{I}_{1} \text { when } \mathrm{S}_{1} \mathrm{~S}_{0}=" 01 " \text { else } \\
& \mathrm{I}_{2} \text { when } \mathrm{S}_{1} \mathrm{~S}_{0}=" 10 \text { " else } \\
& \mathrm{I}_{3} \text { when } \mathrm{S}_{1} \mathrm{~S}_{0}=" 11 " \text { else } \\
& \text { ' } \mathrm{Z} \text { '; }
\end{aligned}
$$

## MULTIPLEXER ( 4 X 1) (4)

LIBRARY IEEE;
USE IEEE.std_logic_1164.all;
ENTITY Mux IS
PORT(I3: IN STD_LOGIC;
I2: IN STD_LOGIC;
I1: IN STD_LOGIC;
I0: IN STD_LOGIC;
S: IN STD_LOGIC_VECTOR ( 1 downto 0);
O: OUT STD_LOGIC);
END Mux;

ARCHITECTURE MuxArch OF Mux IS

## BEGIN

$\mathrm{O}<=\mathrm{I} 0$ WHEN ( $\mathrm{S}={ }^{\prime} 00{ }^{\prime \prime}$ ) ELSE
I1 WHEN (S="01") ELSE
I2 WHEN (S="10") ELSE
I3 WHEN (S="11") ELSE
'Z';
END MuxArch;

## MULTIPLEXER ( 4 X 1) (4)

Let's see circuit RTL \& the consumed instances.

This circuit consumes

- 1 Multiplexers 4*1

The same functionality, but with appropriate instances


## MULTIPLEXER (3BIT $4 \times 1)_{\text {using bus }}$ <br> ENTITY Mux IS

PORT( I3: IN STD_LOGIC_VECTOR(2 DOWNTO 0);
I2: IN STD_LOGIC_VECTOR(2 DOWNTO 0);
I1: IN STD_LOGIC_VECTOR(2 DOWNTO 0);
I0: IN STD_LOGIC_VECTOR(2 DOWNTO 0);
S: IN STD_LOGIC_VECTOR(1 DOWNTO 0);
O: OUT STD_LOGIC_VECTOR(2 DOWNTO 0) );
END Mux; ARCHITECTURE MuxArch OF Mux IS BEGIN
$\mathrm{O}<=\quad$ I0 WHEN $\mathrm{S}=$ " 00 " ELSE
I1 WHEN S="01" ELSE
I2 WHEN $\mathrm{S}=$ " 10 " ELSE
I3 WHEN S="11" ELSE
"ZZZ";
END MuxArch;

## MULTIPLEXER (n BIT $4 \times 1$ ) $)_{\text {using bus }}$ <br> ENTITY Mux IS

Generic (n: integer :=3);
PORT( I3: IN STD_LOGIC_VECTOR (n-1 DOWNTO 0);
I2: IN STD_LOGIC_VECTOR (n-1 DOWNTO 0);
I1: IN STD_LOGIC_VECTOR (n-1 DOWNTO 0);
I0: IN STD_LOGIC_VECTOR (n-1 DOWNTO 0);
S: IN STD_LOGIC_VECTOR (1 DOWNTO 0);
O: OUT STD_LOGIC_VECTOR (n-1 DOWNTO 0) );
END Mux;
ARCHITECTURE MuxArch OF Mux IS
BEGIN
$\mathrm{O}<=\quad$ I0 WHEN $\mathrm{S}=" 00$ " ELSE
I1 WHEN $S=" 01 "$ ELSE
I2 WHEN S="10" ELSE
I3 WHEN S="11" ELSE
"ZZZ";

## HANDS-ON3: MULTIPLEXER ( n BIT $2 \times 1$ )

Default value of n is 8 bits
ENTITY Mux2 IS
Generic (n: integer := 8);
PORT( I0,I1: IN STD_LOGIC_VECTOR(n-1 DOWNTO 0); S: IN STD_LOGIC;
y: OUT STD_LOGIC_VECTOR(n-1 DOWNTO 0));
END Mux;
ARCHITECTURE MuxArch OF Mux2 IS BEGIN
y <= I1 WHEN S ELSE I0;
END MuxArch;

## Thanks

