

#### COMPUTER ORGANIZATION AND DESIGN

The Hardware/Software Interface



# **Chapter 4**

#### **The Processor**

Dr. Randa Mohamed



- Performance Issues
- MIPS Pipeline:
  - An overview of pipelining (Process, Performance)
  - Pipelined Datapath and Control



# **Remember: Datapath With Control**





# **Performance Issues**

- Longest delay determines clock period
  - Critical path: load instruction
  - Instruction memory → register file → ALU → data memory → register file

Instr	Instr fetch	Register read	ALU op	Memory access	Register write	Total time	
lw	200ps	100 ps	200ps	200ps	100 ps	800ps	
SW	200ps	100 ps	200ps	200ps		700ps	
R-format	200ps	100 ps	200ps		100 ps	600ps	
beq	200ps	100 ps	200ps			500ps	



## **Performance Issues**

- Not feasible to vary period for different instructions
- We will improve performance by pipelining



# **Pipelining Analogy**

# Pipelined laundry: overlapping executionParallelism improves performance





# **MIPS Pipeline**

- Five stages, one step per stage
- 1. IF: Instruction fetch from memory
- 2. ID: Instruction decode & register read
- 3. EX: Execute operation or calculate address
- 4. MEM: Access memory operand
- 5. WB: Write result back to register

IF Dec Exec Mem WB
--------------------



# **MIPS Pipelined Datapath**





# **Pipeline Performance**

- Assume time for stages is
  - 100ps for register read or write
  - 200ps for other stages
- Compare pipelined datapath with single-cycle datapath

Instr	Instr fetch	Register read	ALU op	Memory access	Register write	Total time
lw						
SW						
R-format						
beq				r		



# **Pipeline Performance**







Speedup = 
$$\frac{\text{CPUtime}_{\text{N}}}{\text{CPUtime}_{\text{P}}}$$
  
•  $\text{CPUtime}_{\text{N}} = \text{IC} \times \text{T}_{\text{N}}$   $3 \times 800 = 2400$ 









Speedup = 
$$\frac{CPUtime_N}{CPUtime_P}$$
• CPUtime\_N = IC × T\_N
• CPUtime\_P = No. Stages × T\_P + (IC-1) × T\_P
• Speedup =  $\frac{IC × T_N}{No. Stages × T_P + (IC-1) × T_P}$ 
=  $\frac{IC × T_N}{T_P (No. Stages + IC-1)}$ 



Speedup =  $CPUtime_{NI}$ **CPUtime**<sub>P</sub> • CPUtime<sub>N</sub> = IC ×  $T_N$  As IC is increased, IC>> No.Stages-1 CPUtime<sub>p</sub>= No. Stages ×  $T_p$  + (IC-1) ×  $T_p$ Speedup =  $IC \times T_N$ No. Stages  $\times T_{p} + (IC-1) \times T_{p}$  $IC \times T_N$  $T_{P}$  (No. Stages -1+ IC)



Speedup = CPUtime<sub>N</sub> IC=3, No.Stages = 5, T<sub>P</sub>=200,T<sub>N</sub>=800 **CPUtime**<sub>P</sub> • CPUtime<sub>N</sub> = IC ×  $T_N$ 3×800=2400 • CPUtime<sub>P</sub>= No. Stages ×  $T_P$  + (IC-1) ×  $T_P$ (5×200)+ (2×200)=1400  $IC \times T_{N}$ Speedup = 1.7 No. Stages  $\times T_{\rm P} + (\rm IC-1) \times T_{\rm P}$  $IC \times T_N = T_N = No. Stages \times T_P$ Tp× IC  $T_{P}$ T<sub>P</sub> = No. Stages



Speedup = CPUtime<sub>N</sub> IC=1000, No.Stages =5, T<sub>P</sub>=200,T<sub>N</sub>=800 **CPUtime**<sub>P</sub> • CPUtime<sub>N</sub> = IC ×  $T_N$ 1000×800=800000 • CPUtime<sub>p</sub>= No. Stages  $\times$  T<sub>p</sub> + (IC-1)  $\times$  T<sub>p</sub> IC ×  $T_N^{(5 \times 200) + (999 \times 200) = 200800}$ • Speedup = 3.9 No. Stages  $\times T_{\rm P} + (\rm IC-1) \times T_{\rm P}$  $IC \times T_N = T_N = No. Stages \times T_P$ Tp× IC Tp T<sub>P</sub> = No. Stages



# **MIPS Single-Cycle Datapath**





# **Pipelined Datapath**

# Need registers between stages To hold information produced in previous cycle





# **Pipeline Operation**

Cycle-by-cycle flow of instructions through the pipelined datapath

- "Single-clock-cycle" pipeline diagram
  - Shows pipeline usage in a single cycle
  - Highlight resources used
- c.f. "multi-clock-cycle" diagram
  - Graph of operation over time
- We'll look at "single-clock-cycle" diagrams for load & store



## IF for Load, Store, ...





## ID for Load, Store, ...





#### **EX for Load**





### **MEM for Load**





### **WB for Load**





## **Corrected Datapath for Load**





### **EX for Store**





### **MEM for Store**











# Multi-Cycle Pipeline Diagram

#### Form showing resource usage





# Multi-Cycle Pipeline Diagram

#### Traditional form

		Time (in	clock cycle	es) ——						►
		CC 1	CC 2	CC 3	CC 4	CC 5	CC 6	CC 7	CC 8	CC 9
P e o (i	rogram xecution rder n instructions)									
	lw \$10, 20(\$1)	Instruction fetch	Instruction decode	Execution	Data access	Write back				
	sub \$11, \$2, \$3		Instruction fetch	Instruction decode	Execution	Data access	Write back			
	add \$12, \$3, \$4			Instruction fetch	Instruction decode	Execution	Data access	Write back		
	lw \$13, 24(\$1)				Instruction fetch	Instruction decode	Execution	Data access	Write back	
	add \$14, \$5, \$6					Instruction	Instruction	Execution	Data	Write back

fetch

decode



access

# **Single-Cycle Pipeline Diagram**

#### State of pipeline in a given cycle





# **Datapath With Control**





# **Pipelined Control (Simplified)**





# **Pipelined Control**

# Control signals derived from instruction

As in single-cycle implementation





# **Pipelined Control**





# **Concluding Remarks**

- ISA influences design of datapath and control
- Datapath and control influence design of ISA
- Pipelining improves instruction throughput using parallelism
  - More instructions completed per second
  - Latency for each instruction not reduced



### **Problems to solve**

#### 4.8.1, 4.8.2, 4.8.3, 4.8.6

