

Chapter 4


The Processor

Dr. Randa Mohamed

Agenda

- Performance Issues
- MIPS Pipeline:
 - An overview of pipelining (Process, Performance)
 - Pipelined Datapath and Control

Remember: Datapath With Control



Performance Issues

- Longest delay determines clock period
 - Critical path: load instruction
 - Instruction memory → register file → ALU → data memory → register file


Instr	Instr fetch	Register read	ALU op	Memory access	Register write	Total time
lw	200ps	100 ps	200ps	200ps	100 ps	800ps
sw	200ps	100 ps	200ps	200ps		700ps
R-format	200ps	100 ps	200ps		100 ps	600ps
beq	200ps	100 ps	200ps			500ps

Performance Issues


- Not feasible to vary period for different instructions
- We will improve performance by pipelining

Pipelining Analogy

- Pipelined laundry: overlapping execution
 - Parallelism improves performance



- Four loads:
 - Speedup
= $8/3.5 = 2.3$




MIPS Pipeline

- Five stages, one step per stage
 1. IF: Instruction fetch from memory
 2. ID: Instruction decode & register read
 3. EX: Execute operation or calculate address
 4. MEM: Access memory operand
 5. WB: Write result back to register

IF	Dec	Exec	Mem	WB
-----------	------------	-------------	------------	-----------

MIPS Pipelined Datapath





Pipeline Performance

- Assume time for stages is
 - 100ps for register read or write
 - 200ps for other stages
- Compare pipelined datapath with single-cycle datapath

Instr	Instr fetch	Register read	ALU op	Memory access	Register write	Total time
lw						
sw						
R-format						
beq						

Pipeline Performance




Pipeline Speedup

- $$\text{Speedup} = \frac{\text{CPUtime}_N}{\text{CPUtime}_P}$$
 - $\text{CPUtime}_N = \text{IC} \times T_N$
 - $\text{CPUtime}_P = \text{No. Stages} \times T_P + (\text{IC}-1) \times T_P$

Pipeline Speedup

- Speedup = $\frac{\text{CPUtime}_N}{\text{CPUtime}_P}$

- $\text{CPUtime}_N = \text{IC} \times T_N$ $3 \times 800 = 2400$




Single-cycle ($T_c = 800\text{ps}$)

Pipeline Speedup

- Speedup = $\frac{\text{CPUtime}_N}{\text{CPUtime}_P}$

- $\text{CPUtime}_P = \text{No. Stages} \times T_P + (\text{IC}-1) \times T_P$

$(5 \times 200) + (2 \times 200) = 1400$



Pipelined ($T_c = 200\text{ps}$)

Pipeline Speedup

- $$\text{Speedup} = \frac{\text{CPUtime}_N}{\text{CPUtime}_P}$$
 - $\text{CPUtime}_N = \text{IC} \times T_N$
 - $\text{CPUtime}_P = \text{No. Stages} \times T_P + (\text{IC}-1) \times T_P$

- $$\begin{aligned} \text{Speedup} &= \frac{\text{IC} \times T_N}{\text{No. Stages} \times T_P + (\text{IC}-1) \times T_P} \\ &= \frac{\text{IC} \times T_N}{T_P (\text{No. Stages} + \text{IC}-1)} \end{aligned}$$

Pipeline Speedup

- $\text{Speedup} = \frac{\text{CPUtime}_N}{\text{CPUtime}_P}$
 - $\text{CPUtime}_N = \text{IC} \times T_N$ As IC is increased, $\text{IC} \gg \text{No. Stages} - 1$
 - $\text{CPUtime}_P = \text{No. Stages} \times T_P + (\text{IC} - 1) \times T_P$

$$\begin{aligned} \text{Speedup} &= \frac{\text{IC} \times T_N}{\text{No. Stages} \times T_P + (\text{IC} - 1) \times T_P} \\ &= \frac{\text{IC} \times T_N}{T_P (\text{No. Stages} - 1 + \text{IC})} \end{aligned}$$

Pipeline Speedup

- Speedup = $\frac{\text{CPUtime}_N}{\text{CPUtime}_P}$ IC=3, No.Stages =5, $T_P=200, T_N=800$

 - $\text{CPUtime}_N = \text{IC} \times T_N$ 3×800=2400
 - $\text{CPUtime}_P = \text{No. Stages} \times T_P + (\text{IC}-1) \times T_P$ (5×200)+(2×200)=1400
- Speedup = $\frac{\text{IC} \times T_N}{\text{No. Stages} \times T_P + (\text{IC}-1) \times T_P}$ 1.7

= $\frac{\text{IC} \times T_N}{T_P \times \text{IC}} = \frac{T_N}{T_P} = \frac{\text{No. Stages} \times T_P}{T_P}$

= No. Stages

Pipeline Speedup

- Speedup = $\frac{\text{CPUtime}_N}{\text{CPUtime}_P}$ IC=1000, No.Stages =5, T_P=200, T_N=800


 - CPUtime_N = IC × T_N 1000×800=800000
 - CPUtime_P = No. Stages × T_P + (IC-1) × T_P
- Speedup = $\frac{\text{IC} \times T_N}{\text{No. Stages} \times T_P + (\text{IC}-1) \times T_P}$ (5×200)+(999×200)=200800

3.9

= $\frac{\text{IC} \times T_N}{T_P \times \text{IC}} = \frac{T_N}{T_P} = \frac{\text{No. Stages} \times T_P}{T_P}$


= No. Stages

MIPS Single-Cycle Datapath



Pipelined Datapath


- Need registers between stages
 - To hold information produced in previous cycle




Pipeline Operation

- Cycle-by-cycle flow of instructions through the pipelined datapath
 - “Single-clock-cycle” pipeline diagram
 - Shows pipeline usage in a single cycle
 - Highlight resources used
 - c.f. “multi-clock-cycle” diagram
 - Graph of operation over time
- We’ll look at “single-clock-cycle” diagrams for load & store


IF for Load, Store, ...




ID for Load, Store, ...




EX for Load




MEM for Load




WB for Load




Corrected Datapath for Load




EX for Store



MEM for Store




WB for Store




Multi-Cycle Pipeline Diagram

- Form showing resource usage



Multi-Cycle Pipeline Diagram


■ Traditional form




Single-Cycle Pipeline Diagram

■ State of pipeline in a given cycle


add \$14, \$5, \$6	lw \$13, 24(\$1)	add \$12, \$3, \$4	sub \$11, \$2, \$3	lw \$10, 20(\$1)
Instruction fetch	Instruction decode	Execution	Memory	Write-back



Datapath With Control




Pipelined Control (Simplified)




Pipelined Control

- Control signals derived from instruction
 - As in single-cycle implementation



Pipelined Control



Concluding Remarks

- ISA influences design of datapath and control
- Datapath and control influence design of ISA
- Pipelining improves instruction throughput using parallelism
 - More instructions completed per second
 - Latency for each instruction not reduced

Problems to solve

- 4.8.1, 4.8.2, 4.8.3, 4.8.6