

COMPUTER ORGANIZATION AND DESIGN

The Hardware/Software Interface



Chapter 4

The Processor

Dr. Randa Mohamed



- Introduction
- Logic design basics
- MIPS Datapath: R-Type & I-Type



Introduction

- Processor design is composed of 2 modules:
 Datapath and Control
- We will examine
- 1. Two MIPS implementations
 - A simplified version (Single cycle MIPS)
 - A more realistic pipelined version (Pipelined MIPS)
- 2. Implementation that supports
 - R-type instructions, like ADD, SUB
 - I-type instructions LW, SW
 - Conditional branch instruction BEQ
 - J-type branch instruction J

Logic Design Basics

- Information encoded in binary
 - Low voltage = 0, High voltage = 1
 - One wire per bit
 - Multi-bit data encoded on multi-wire buses
- Combinational element
 - Operate on data
 - Output is a function of input
- State (sequential) elements
 - Store information



Combinational Elements

• AND-gate • Y = A & B $A \longrightarrow - Y$

Multiplexer

 $\begin{array}{c} IO \rightarrow \begin{pmatrix} M \\ u \\ II \rightarrow \begin{pmatrix} x \\ x \\ y \end{pmatrix}} Y$

■ Y = S ? |1 : |0

Adder
 Y = A + B



Arithmetic/Logic Unit
Y = F(A, B)



Sequential Elements

- Stores data in a circuit
 - Uses a clock signal to determine when to update the stored value
 - Edge-triggered: update when Clk changes from 0 to 1





Sequential Elements

- Storing with write control
 - Only updates on clock edge when write control input is 1
 - Used when stored value is required later





Building a Datapath

Datapath

- Elements that process data and addresses in the CPU
 - Registers, ALUs, mux's, memories, ...
- We will build a MIPS datapath incrementally
 - Refining the overview design



Datapath





Multiplexers





Datapath





Instruction Fetch





Instruction Fetch





Field bit positions	31-26	25-21	20-16	15-11	10-6	5-0	
No. of bits	6	5	5	5	5	6	
R-type	op	rs	rt	rd	shamt	funct	
I-type	op	rs	rt	imme	16- bit diate/address		



R-Format Instructions



R-Format Instructions

- Read two source register operands (defined by rs,rt)
- Perform arithmetic/logical operation
- Write result in destination register (defined by rd)



0	op rs		rt		rd		shamt		func			
31	26	25	21	20	16	15	11	10	6	5	0	- 1

Register File











Load/Store Instructions





Load/Store Instructions

- To read from the data memory, set Memory read =1
- To write into the data memory, set Memory write =1



a. Data memory unit

b. Sign extension unit



Load Instruction

Read register operands & calculate address using 16-
bit offsetWhat parts of R-type are altered?





R-Type/Load Instruction

Read register operands & calculate address using 16bit offset



Store Instruction

 Read register operands & calculate address using 16bit offset



R-Type/Load/Store Datapath





Branch Instructions

- Read register operands
- Compare operands
 - Use ALU, subtract and check Zero output
- Calculate target address (PC +4 +Add×4)
 - Sign-extend displacement
 - Shift left 2 places (word displacement)
 - Add to PC + 4
 - Already calculated by instruction fetch



Branch Instructions



Full Datapath





Full Datapath: R-Type





Full Datapath: I-Type (Load)





Full Datapath: I-Type (Store)





Full Datapath: I-Type (Beq:T)





Full Datapath: I-Type (Beq:F)





Instruction Execution Summary

Data path does an instruction in one clock cycle

- 1. Fetch: PC \rightarrow instruction memory \rightarrow instruction
- Decode: Register numbers → register file → read registers
- 3. Execute: Depending on instruction class
 - Use ALU to calculate
 - Arithmetic result
 - Memory address for load/store
 - Branch target address
 - Access data memory for load/store
 - $PC \leftarrow target address or PC + 4$

Problems to Solve

4.1, 4.7

