

COMPUTER ORGANIZATION AND DESIGN

The Hardware/Software Interface



Chapter 2

Instructions: Language of the Computer



Representing Instructions (Instruction Format)



Stored Program Computers



- Instructions represented in binary, just like data
- Instructions and data stored in memory
- Programs can operate on programs
 - e.g., compilers, linkers, ...
- Binary compatibility allows compiled programs to work on different computers
 - Standardized ISAs



Representing Instructions

- Instructions are encoded in binary
 - Called machine code
- MIPS instructions
 - Encoded as 32-bit instruction words
 - Small number of formats encoding operation code (opcode), register numbers, ...
 - Regularity!
- Register numbers
 - \$t0 \$t7 are reg's 8 15
 - \$t8 \$t9 are reg's 24 25
 - \$s0 \$s7 are reg's 16 23



1) MIPS R-format Instructions

ор	rs	rt	rd	shamt	funct
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits

- Instruction fields
 - op: operation code (opcode)
 - rs: first source register number
 - rt: second source register number
 - rd: destination register number
 - shamt: shift amount (00000 for now)
 - funct: function code (extends opcode)



R-format Example -Arithmetic

ор	rs	rt	rd	shamt	funct
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits

add \$t0, \$s1, \$s2

special	\$s1	\$s2	\$tO	0	add
0	17	18	8	0	32
000000	10001	10010	01000	00000	100000

$0000001000110010010000000100000_2 = 02324020_{16}$



Hexadecimal

- Base 16
 - Compact representation of bit strings
 - 4 bits per hex digit

0	0000	4	0100	8	1000	С	1100
1	0001	5	0101	9	1001	d	1101
2	0010	6	0110	а	1010	е	1110
3	0011	7	0111	b	1011	f	1111

Example: eca8 6420 1110 1100 1010 1000 0110 0100 0010 0000



R-format Example -Shift Operations

ор	rs	rt	rd	shamt	funct
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits

- shamt: how many positions to shiftShift left logical
 - Shift left and fill with 0 bits
 - s77 by *i* bits multiplies by 2^i
- Shift right logical
 - Shift right and fill with 0 bits
 - srl by *i* bits divides by 2^i



R-format Example -Shift Operations sll \$t2,\$s0,4 # reg \$t2 = reg \$s0 << 4 bitsshamt funct rt rd ор rs 16 0 0 10 4 0



2) MIPS I-format Instructions

ор	rs	rt	constant or address
6 bits	5 bits	5 bits	16 bits

- Immediate arithmetic and load/store instructions
 - rt: destination or source register number
 - Constant: -2^{15} to $+2^{15} 1$
 - Address: offset added to base address in rs

Design Principle 4: Good design demands good compromises

- Different formats complicate decoding, but allow 32-bit instructions uniformly
- Keep formats as similar as possible



MIPS Instruction Encoding

Instruction	Format	ор	rs	rt	rd	shamt	funct	address
add	R	0	reg	reg	reg	0	32 _{ten}	n.a.
sub (subtract)	R	0	reg	reg	reg	0	34 _{ten}	n.a.
add immediate	I	8 _{ten}	reg	reg	n.a.	n.a.	n.a.	constant
ן w (load word)	I	35 _{ten}	reg	reg	n.a.	n.a.	n.a.	address
sw (store word)	I	43 _{ten}	reg	reg	n.a.	n.a.	n.a.	address
	bas	e						

In the table above, "reg" means a register number between 0 and 31, "address" means a 16-bit address, and "n.a." (not applicable) means this field does not appear in this format.



Example on Representation

If \$t1 has the base of the array A and \$s2 corresponds to h, the assignment statement A[300] = h + A[300]; is compiled into

lw \$t0,1200(\$t1) add \$t0,\$s2,\$t0

sw \$t0,1200(\$t1)

Ор	rs	rt	rd	address/ shamt	funct
35	9	8		1200	
0	18	8	8	0	32
43	9	8		1200	



Example on Representation cont.

	Ор		rs rt		rt	rd	á	address/ shamt	fun	ct
	35		9	9 8			1200			
	0		18		8	8		0	32	2
	43	43 9			8			1200		
1(0 <mark>0</mark> 011		01001	010	00		0000	0100 101 01	1 0000)
00	00000		10010	0 01000		01000	00000			100000
1(0 <mark>1</mark> 011		01001	01000			0000	0100 101	1 0000)



MIPS Machine Language so far

Name	Format			Exan	nple		Comments	
add	R	0	18	19	17	0	32	add \$s1,\$s2,\$s3
sub	R	0	18	19	17	0	34	sub \$s1,\$s2,\$s3
addi	I	8	18	17	100			addi \$s1,\$s2,100
lw	I	35	18	17	100			lw \$s1,100(\$s2)
SW	I	43	18	17		100		sw \$s1,100(\$s2)
Field size		6 bits	5 bits	5 bits	5 bits	5 bits	6 bits	All MIPS instructions are 32 bits long
R-format	R	ор	rs	rt	rd shamt funct			Arithmetic instruction format
I-format	I	ор	rs	rt	address			Data transfer format



ор	rs	rt	constant or address
6 bits	5 bits	5 bits	16 bits

- Most constants are small
 - 16-bit immediate is sufficient
- For the occasional 32-bit constant

lui rt, constant

- Copies 16-bit constant to left 16 bits of rt
- Clears right 16 bits of rt to 0

lui \$s0, 61

0000 0000 0011 1101 0000 0000 0000 0000

ori \$s0, \$s0, 2304 0000 0000 0011 1101 0000 1001 0000 0000



Branch Addressing

Branch on equal : beq r1, r2, L Branch on not equal: bne r1,r2,L

PC relative brach

ор	rs	rt	constant or address
6 bits	5 bits	5 bits	16 bits

PC-relative addressing Target address = PC+4 + address × 4



- Every machine has a program counter (called PC) that points to the next instruction to be executed.
 Address (32bit)
 Instruction Memory





Ordinarily, PC is incremented by 4 after each instruction is executed. A branch instruction alters the flow of control by modifying the PC. Address (32bit) Instruction Memory





PC

Ordinarily, PC is incremented by 4 after each instruction is executed. A branch instruction alters the flow of control by modifying the PC. Address (32bit) Instruction Memory





Instruction Memory

0	Instruction 1: bne
4	Instruction 2 add
8	Instruction 3 j
12	Instruction 4 Else: sub
16	Instruction 5
•	



Instruction Memory

0	Instruction 1: bne
4	Instruction 2 add
8	Instruction 3 j
12	Instruction 4 Else: sub
16	Instruction 5
•	





0	Instruction 1: bne
4	Instruction 2 add
8	Instruction 3 j
12	Instruction 4 Else: sub
16	Instruction 5







Branching Far Away

- If branch target is too far to encode with 16-bit offset, assembler rewrites the code
 - Example

```
beq $s0,$s1, L1
↓
bne $s0,$s1, L2
j L1
L2: …
```



 $-2^{15} \rightarrow +2^{15} - 1$

3) MIPS J-format Instructions

Jump (j and jal) targets could be anywhere in text segment

ор	address
6 bits	26 bits

- Direct jump addressing
 - Target address = address × 4
- j 10000
 - op = 2, go to address = 10000×4



Target Addressing Example

Loop code from earlier exampleAssume Loop at location 80000





Jump Addressing

Unconditional- jump	jump	j	2500	go to 10000	Jump to target address
	jump register	jr	\$ra	goto\$ra	For switch, procedure return
	jump and link	jal	2500	\$ra = PC + 4; go to 10000	For procedure call



Addressing Mode Summary

1. Immediate addressing



rt Immediate

2. Register addressing

rs



3. Base addressing



4. PC-relative addressing



5. Pseudodirect addressing





Assembler Pseudoinstructions

- Most assembler instructions represent machine instructions one-to-one
- Pseudoinstructions: figments of the assembler's imagination
 - move \$t0, \$t1 \rightarrow add \$t0, \$zero, \$t1
 - blt \$t0, \$t1, $L \rightarrow slt$ \$at, \$t0, \$t1 bne \$at, \$zero, L
 - \$at (register 1): assembler temporary



Concluding Remarks

- Design principles
 - 1. Simplicity favors regularity
 - 2. Smaller is faster
 - 3. Make the common case fast
 - 4. Good design demands good compromises
- Layers of software/hardware
 - Compiler, assembler, hardware
- Instruction categories:
 - Arithmetic/logical (equations)
 - Data transfer (memory data structures)
 - Conditional branch (if statement and while loops)

Unconditinoal jump (procedure/fn call and return) Chapter 2 — Instructions: Language of the Computer — 41

Problems to solve

2.14 to 2.17, 2.21, 2.25, 2.29 to 2.41, 2.47

